Sequential Circuits

The output depends not only on the current inputs, but also on the past values of the inputs. This is how a digital circuit remembers data. Let us see how a single bit is stored.

An SR Latch

R = Reset, S = Set

<table>
<thead>
<tr>
<th>S</th>
<th>R</th>
<th>Q</th>
<th>Q</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0/1</td>
<td>1/0</td>
<td>Old state continues</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>Set state</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>Reset state</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>Illegal inputs</td>
</tr>
</tbody>
</table>
A clocked D-latch

Clock is the enabler. If C=0, Q remains unchanged.
When C=1, then Q acquires the value of D. We will use it as a building block of sequential circuits.

There are some shortcomings of this simple circuit. An edge-triggered circuit (or a master-slave circuit) solves this problem.
Master-Slave D flip-flop

The output Q acquires the value of the input D, only when one complete clock pulse is applied to the clock input.
**Register**

A 8-bit register is an array of 8 D-flip-flops.

*Abstract view of a register*
**Binary counter**

Counts 0, 1, 2, 3, ...

A toggle flip-flop (T) is a **modulo-2 counter**

Observe how Q3 Q2 Q1 Q0 change when pulses are applied to the clock input

**A 4-bit counter**

(mod-16 counter)

Observe how Q3 Q2 Q1 Q0 change when pulses are applied to the clock input
State diagram of a 4-bit counter

Here state = Q3Q2Q1Q0

Recall that the program counter is a 32-bit counter

A shift register

With each pulse
The Building Blocks

A shift register

Review how a D flip-flop works

With each clock pulse on the shift line, data moves one place to the right.
Executing $r1 := r2$

How to implement a simple register transfer $r1 := r2$?

It takes one clock pulse to complete the operation.

Q. How to swap the contents of R1, R2?
Adding two registers: Executing $r1 := r1 + r2$

It requires only one clock pulse to complete the operation.
Hardware Multiplication

By now, you know all the **building blocks**.

<table>
<thead>
<tr>
<th>Multiplicand</th>
<th>1</th>
<th>0</th>
<th>0</th>
<th>1</th>
</tr>
</thead>
<tbody>
<tr>
<td>Multiplier</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

| Product   | 1 | 0 | 1 | 1 | 0 | 1 | 0 |

The basic operations are **ADD** and **SHIFT**. Now let us see how it is implemented by hardware.
A Hardware Multiplier

If LSB of Multiplier = 1 then add else skip;
Shift left multiplicand & shift right multiplier

How to implement the control unit?
if LSB (M) = 1 then ADD, SHIFT LEFT A, SHIFT RIGHT M

else SHIFT LEFT A, SHIFT RIGHT M

The Control Unit for the Multiplier
Division

The restoring division algorithm uses the simple idea from the elementary school days. It uses subtraction and shift. Here is an implementation by hardware:

How does it work?
Floating point Representation of Numbers

Floating Point representation is useful for representing a number in a wide range: very small to very large. It is widely used in the scientific world. Consider, the following FP representation of a number

Exponent E  significand F (also called mantissa)

\[ (+/-) \ 1. \ yyyyyyyyyyyyy \times 2^{xxx} \]

(The 1 is implied)
**IEEE 754 single-precision (32 bits)**

<table>
<thead>
<tr>
<th>s</th>
<th>xxxxxxxxxx</th>
<th>yyyyyyyyyyyyyyyyyyyyyyyyyy</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>8</td>
<td>23 bits</td>
</tr>
</tbody>
</table>

Largest = $1 \cdot 111 \ldots \times 2^{+127} \approx 2 \times 10^{+38}$

Smallest = $1.000 \ldots \times 2^{-128} \approx 1 \times 10^{-38}$

These can be positive and negative, depending on $s$.

(But there are exceptions too)

**IEEE 754 double precision (64 bits)**

<table>
<thead>
<tr>
<th>S</th>
<th>exponent</th>
<th>significand</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>11 bits</td>
<td>52 bits</td>
</tr>
</tbody>
</table>

Largest = $1.111\ldots \times 2^{+1023}$

Smallest = $1.000\ldots \times 2^{-1024}$
Overflow and underflow in FP

An overflow occurs when the number is too large to fit in the frame. An underflow occurs when the number is too small to fit in the given frame.

How do we represent zero?

IEEE standards committee solved this by making zero a special case: if every bit is zero (the sign bit being irrelevant), then the number is considered zero.

Then how do we represent 1.0?
Then how do we represent 1.0?

It should have been \(1.0 \times 2^0\) (same as 0)! The way out of this is that the interpretation of the exponent bits is not straightforward. The exponent of a single-precision float is "shift-127" encoded (biased representation), meaning that the actual exponent is (xxxxxxxx minus 127). So thankfully, we can get an exponent of zero by storing 127.

<table>
<thead>
<tr>
<th>Exponent</th>
<th>Actual Exponent</th>
</tr>
</thead>
<tbody>
<tr>
<td>11111111 (i.e. 255)</td>
<td>255-127 = 128</td>
</tr>
<tr>
<td>01111111 (i.e. 127)</td>
<td>127-127 = 0</td>
</tr>
<tr>
<td>000000001 (i.e. 1)</td>
<td>1-127 = -126</td>
</tr>
</tbody>
</table>
More on Biased Representation

The consequence of shift-127

Exponent = 00000000 (reserved for 0) can no more be used to represent the smallest number. We forego something at the lower end of the spectrum of representable exponents, (which could be $2^{-127}$). That said, it seems wise, to give up the smallest exponent instead of giving up the ability to represent 1 or zero!
More special cases

Zero is not the only "special case" float. There are also representations for positive and negative infinity, and for a not-a-number (NaN) value, for results that do not make sense (for example, non-real numbers, or the result of an operation like infinity times zero). How do these work? A number is infinite if every bit of the exponent is 1 (yes, we lose another one), and is NaN if every bit of the exponent is 1 plus any mantissa bits are 1. The sign bit still distinguishes +/-inf and +/-NaN. Here are a few sample floating point representations:

<table>
<thead>
<tr>
<th>Exponent</th>
<th>Mantissa</th>
<th>Object</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>Zero</td>
</tr>
<tr>
<td>0</td>
<td>Nonzero</td>
<td>Denormalized number*</td>
</tr>
<tr>
<td>1-254</td>
<td>Anything</td>
<td>+/- FP number</td>
</tr>
<tr>
<td>255</td>
<td>0</td>
<td>+/- infinity</td>
</tr>
<tr>
<td>255</td>
<td>Nonzero</td>
<td>NaN like 0/0 or 0x inf</td>
</tr>
</tbody>
</table>

* Any non-zero number that is smaller than the smallest normal number is a denormalized number. The production of a denormal is sometimes called gradual underflow because it allows a calculation to lose precision slowly when the result is small.
Floating point operations in MIPS

32 separate single precision FP registers in MIPS

\[ f_0, f_1, f_2, \ldots f_{31}, \]

Can also be used as 16 double precision registers

\[ f_0, f_2, f_4, f_{30} \] (f0 means f0,f1 f2 means f2,f3)

These reside in a coprocessor C1 in the same package

Operations supported

\begin{align*}
\text{add.s} & \quad \text{f2, f4, f6} \quad \# f_2 = f_4 + f_6 \text{ (single precision)} \\
\text{add.d} & \quad \text{f2, f4, f6} \quad \# f_2 = f_4 + f_6 \text{ (double precision)}
\end{align*}

(Also subtract, multiply, divide format are similar)

\begin{align*}
\text{lwc1} & \quad \text{f1, 100(s2)} \quad \# f_1 = M [s2 + 100] \quad \text{(32-bit load)} \\
\text{mtc1} & \quad \text{t0, f0} \quad \# f_0 = t_0 \text{ (move to coprocessor 1)} \\
\text{mfc1} & \quad \text{t1, f1} \quad \# t_1 = f_1 \text{ (move from coprocessor 1)}
\end{align*}
Sample program

Evaluation of a Polynomial \( a.x^2 + b.x + c \)

```pseudo
# $f0 --- x
# $f2 --- sum of terms
.
.
.
.
.

# Evaluate the quadratic
l.s  $f2,a        # sum = a
mul.s $f2,$f2,$f0  # sum = ax

l.s  $f4,b        # get b
add.s $f2,$f2,$f4  # sum = ax + b
mul.s $f2,$f2,$f0  # sum = (ax+b)x = ax^2 + bx

l.s  $f4,c        # get c
add.s $f2,$f2,$f4  # sum = ax^2 + bx + c
.
.
.
.
.

.data
a:  .float  1.0
b:  .float  1.0
c:  .float  1.0
```

Pseudo-instruction
Floating Point Addition

Example using decimal

\[ A = 9.999 \times 10^1, \quad B = 1.610 \times 10^{-1}, \quad A+B = ? \]

**Step 1. Align** the smaller exponent with the larger one.

\[ B = 0.0161 \times 10^1 = 0.016 \times 10^1 \text{ (round off)} \]

**Step 2. Add** significands

\[ 9.999 + 0.016 = 10.015, \quad \text{so } A+B = 10.015 \times 10^1 \]

**Step 3. Normalize**

\[ A+B = 1.0015 \times 10^2 \]

**Step 4. Round off**

\[ A+B = 1.002 \times 10^2 \]

**Exercise.** Add 0.5 and -0.4375 in binary.
Floating Point Multiplication

Example using decimal

A = 1.110 \times 10^{10}, B = 9.200 \times 10^{-5} \quad A \times B = ?

Step 1. Exponent of A \times B = 10 + (-5) = 5

Step 2. Multiply significands

1.110 \times 9.200 = 10.212000

Step 3. Normalize the product

10.212 \times 10^5 = 1.0212 \times 10^6

Step 4. Round off

A \times B = 1.021 \times 10^6

Step 5. Decide the sign of A \times B (+ \times + = +)

So, A \times B = + 1.021 \times 10^6