Virtual Memory Implementation:

Multi-level Address Translation

Example 1: The old story of VAX 11/780

30-bit virtual address (1 GB) per user

Page size = 512 bytes = $2^9$

Maximum number of pages = $2^{21}$ i.e. 2 million

Needs 8 MB to store the page table. Too big!

Solution?

Store the page table in Virtual Memory.

Thus, page table is also paged!
Example: Two-level address translation

Page table base register

Page table of page table (Directory)

Physical Memory M

Virtual address space

<table>
<thead>
<tr>
<th>Virtual Address</th>
<th>Directory Entry</th>
<th>Offset in page table</th>
<th>Offset in page</th>
</tr>
</thead>
<tbody>
<tr>
<td>12</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>9</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>9</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Memory management Unit

A memory management unit (MMU), is a hardware unit responsible for handling accesses to memory requested by the processor. Its functions include translation of virtual addresses virtual to physical addresses, memory protection and cache control.
Error Detection and Correction

Transmission or reading errors can corrupt data. If the extent of the damage is known, then error detection codes can detect if the data has been corrupted. Using special type of error-correction codes, we can even correct errors.

Parity Checking for single error detection

The parity-bit generator generates a P so that the number of 1’s in the transmitted data is odd (or even). The parity checker checks this in the received data. How will you design (1) a parity-bit generator, and (2) a parity checker?
**Hamming Code**

Hamming code not only detects if there is an error, but also locates where the error is, and subsequently corrects it. Here is an example:

```
<table>
<thead>
<tr>
<th>1</th>
<th>0</th>
<th>1</th>
<th>1</th>
<th>1</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
</tr>
</tbody>
</table>
```

The 4-bit data (1 0 1 1) to be sent is placed in bit positions 7, 6, 5, 3 of a 7-bit frame. The remaining bit positions are reserved for error-correction bits, and their values are chosen so that there is **odd parity** for bit combinations

\[
(4, 5, 6, 7),
(2, 3, 6, 7),
\text{and} \quad (1, 3, 5, 7).
\]

What is special about these sets of bits?
The receiver, upon receiving the 7-bit data, computes the parities of the above bit combinations, and reports the result using three bits $b_2, b_1, b_0$ as follows:

Odd parity for bits 4, 5, 6, 7 $\Rightarrow b_2 = 1$ else $b_2 = 0$.
Odd parity for bits 2, 3, 6, 7 $\Rightarrow b_1 = 1$ else $b_1 = 0$.
Odd parity for bits 2, 3, 6, 7 $\Rightarrow b_0 = 1$ else $b_0 = 0$.

If $b_2 b_1 b_0 = 000$ then there is no error, otherwise, the decimal equivalent of $b_2 b_1 b_0$ reports the position of the corrupt bit. To correct the error, the receiver flips that bit.

**Question 1.** The above implementation works for single errors only. Can you figure out why it works?

**Question 2.** Can you generalize it to 32-bit data?