Home

Course calendar

ABCDEFG
1
WeekDateIn classReadingNotesHomework / ProjectsQuiz
2
18/21(Eclipse)HW1: Bits, bytes, memory organizationQuiz 1
3
8/23IntroductionIntroductiondue Aug 29
4
8/25Team: Bits and numbersBits and NumbersData, integers, bits, bytes
5
28/28Memory organizationHW2: MIPS programmingQuiz 2
6
8/30Lab 1: Bitwise operationsBitwise operationsdue Sep 11
7
9/1Intro to instruction set architecturesIntro to Assembly and MIPSMIPS scavenger hunt solutions
8
39/4
Labor day (no class)
MIPS instructions and machine language
9
9/6Lab 2: MIPS programmingMIPS instruction set
10
9/8Team: Stored programsStored programs / machine codeProject 1: MIPS assemblerQuiz 3
11
49/11continueddue 9/20
12
9/13Pseudo instructions, Function callsMIPS procedure calls
13
9/15Function callsSample solutions to procedure call translations
14
59/18Team: Dynamic memory and stringsStructs, syscalls, strings
15
9/20Lab 3: Data structuresData structuresHW3: recursion, I/O, and data structures in MIPSQuiz 4
16
9/22Compile Assemble Link Load (CALL)CALLstatic vs dynamicdue 9/29
17
69/25Lab 4: CALL
18
9/27Quiz on function calls, wrapping up softwarequiz solution and explanation
19
9/29Intro to digital logicCombinational logic
20
710/2Lab 5: Combinational logic and Logisimcombinational logic, CMOS, MUXes
21
10/4Review
22
10/6MIDTERM
23
810/9ArithmeticArithmeticHW 4: Combinational logic
24
10/11Team: Adders, Shifters, MultipliersSequential logicdue Oct 17
25
10/13
26
910/16Sequential logic
27
10/18HW 5: Sequential logic
28
10/20Lab 6: Sequential logicdue Oct 30
29
1010/23Team: Addressable memory and the add instructionAddressable memories
30
10/25(continued)
31
10/27(continued)
32
1110/30Single cycle MIPS processor, Project 2-1Project 2-1: ALU and Register File
33
11/1More instructions for the processor (datapath)Datapath and control notes from classdue 11/8
34
11/3Control for single-cycle MIPS
35
1211/6Team: Engineering digital systems (Parts A,B)PipeliningProject 2-2: MIPS CPU with IO
36
11/8Team: Engineering digital systems (Parts C,D)Project 2-2due 11/30, progress report 11/15
37
11/10Pipelining the MIPS processor
38
1311/13Pipelining hazardsHazards slides
39
11/15Hazards control(see above)
40
11/17(cont.) / project work
41
11/20Thanksgiving recess
42
11/22Thanksgiving recess
43
11/24Thanksgiving recess
44
1411/27Memory hierarchy and metricsDDCA 8.1 - 8.3
45
11/30Cache performance and parameters
46
12/1continued
47
1512/4Analyzing cache effects on programs
48
12/6continuedDDCA 5.3
49
12/8Summary and wrap-up